Forum | Documentation | Website | Blog

Skip to content
Snippets Groups Projects
Commit 646eac6f authored by Vauban's avatar Vauban
Browse files

Clocks and reset: Correct input frequency of ADC and FPGA CCCs.

parent fec40fdd
Hide whitespace changes
Inline Side-by-side
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment

Open hardware computers for makers, educators and professionals