Forum | Documentation | Website | Blog

Skip to content
Snippets Groups Projects
Select Git revision
8 results
You can move around the graph by using the arrow keys.
Created with Raphaël 2.2.030May291521Apr7518Mar1514131125Feb2413121121Jan1928Dec26191094323Nov22212019113231Oct191817151211108432129Sep28272524211912Aug11623Jul22212016111Jun9430May24231413129Apr225Mar5Feb29Jan1531Dec2827Nov20108722Oct87126Sep108654331Aug302912Jun1086429May27818Apr25Mar13876527Feb2120181413121198Sequence Test.mainmainAdd my lovely gateware tutorial added .yamlAdd my lovely gateware tutorial.Build scripts: Use WSL on Windows to generate dts overlays.Build scripts: Fix script execution on Windows.Cape: Add option bringing 4 UARTs to connectors.M.2: Add PCIe-only build option.M.2: Correct PCIe class code for root complex.Cape: Correct gpio-hog's output-high syntax.Build scripts: Support multiple custom gatewares.Build scripts: Add Libero 2024.1 support.0.5.10.5.1CI: Only deploy Debian packages on tags and merge completion.Build scripts: Fix DTS overlay generation.Build scripts: Adjust source location for packages creation.Build scripts: Ensure build logs remain independent.CI: Adjust the pipeline pages stage.CI: Add FPGA synthesis to artifacts.Build scripts: Add release creation script.Build scripts: Reorganise Python build scripts.Build scripts: Use HSS's main-beaglev-fire branch.Rename git.beagleboard.org -> openbeagle.org.CI: Build build-options gateware on tag.Build scripts: Bump gateware options version numbers.BVF-0.5.0BVF-0.5.0Chip config: Adjust DDR settings.Build scripts: Adjust date time design version generation.Build scripts: Simplify FPGA design version generationAdding a check for OS and updating function nameAdding a check for device tree compilerCape: Robotics: Add encoders, adjust debounce.robotics-cape-fixrobotics-cape-fixCape: Connect CoreGPIO interrupts.Chip config: Adjust eMMC IO configuration.seeed-emmc-adjustseeed-emmc-adjustChip config: Adjust DDR settings.Build system: Non-Linux host support.Build system: Gracefully handle git describe failure.SYZYGY: Add 3 lanes loopback for Opal Kelly SZG-TST-TXR4.ci: build native riscv64 gateware package and deploy debian repo over gitlab pages part 2CI: Add repo parameter for updated gateware tester.developdevelopCI: Use git hash as version number for custom gateware CI.Cape: Add Verilog tutorial.Cape: Verilog template: Re-order cape IOs.

Open hardware computers for makers, educators and professionals