Forum | Documentation | Website | Blog

Skip to content
Snippets Groups Projects
Commit 3fd277f2 authored by Vauban's avatar Vauban
Browse files

Cape: Correct memory map for CorePWM and CoreGPIO. 

Changed APB bus address decoding as follows:
 - CorePWM:  base address 0x41000000
 - CoreGPIO: base address 0x41100000
parent 2c3a62ad
Hide whitespace changes
Inline Side-by-side
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment

Open hardware computers for makers, educators and professionals