Cape: Connect CoreGPIO interrupts.
Showing
- sources/FPGA-design/script_support/components/BVF_GATEWARE.tcl 8 additions, 1 deletion...es/FPGA-design/script_support/components/BVF_GATEWARE.tcl
- sources/FPGA-design/script_support/components/BVF_RISCV_SUBSYSTEM.tcl 31 additions, 3 deletions...-design/script_support/components/BVF_RISCV_SUBSYSTEM.tcl
- sources/FPGA-design/script_support/components/CAPE/DEFAULT/ADD_CAPE.tcl 13 additions, 2 deletions...esign/script_support/components/CAPE/DEFAULT/ADD_CAPE.tcl
- sources/FPGA-design/script_support/components/CAPE/DEFAULT/CAPE.tcl 21 additions, 3 deletions...GA-design/script_support/components/CAPE/DEFAULT/CAPE.tcl
- sources/FPGA-design/script_support/components/CAPE/DEFAULT/P8_GPIO_UPPER.tcl 266 additions, 0 deletions.../script_support/components/CAPE/DEFAULT/P8_GPIO_UPPER.tcl
- sources/FPGA-design/script_support/components/CAPE/DEFAULT/P9_GPIO.tcl 6 additions, 4 deletions...design/script_support/components/CAPE/DEFAULT/P9_GPIO.tcl
- sources/FPGA-design/script_support/components/CAPE/DEFAULT/Readme.md 96 additions, 96 deletions...A-design/script_support/components/CAPE/DEFAULT/Readme.md
- sources/FPGA-design/script_support/components/CAPE/GPIOS/ADD_CAPE.tcl 16 additions, 5 deletions...-design/script_support/components/CAPE/GPIOS/ADD_CAPE.tcl
- sources/FPGA-design/script_support/components/CAPE/GPIOS/CAPE.tcl 217 additions, 122 deletions...FPGA-design/script_support/components/CAPE/GPIOS/CAPE.tcl
- sources/FPGA-design/script_support/components/CAPE/GPIOS/CAPE_PWM.tcl 0 additions, 72 deletions...-design/script_support/components/CAPE/GPIOS/CAPE_PWM.tcl
- sources/FPGA-design/script_support/components/CAPE/GPIOS/CoreAPB3_CAPE.tcl 42 additions, 0 deletions...gn/script_support/components/CAPE/GPIOS/CoreAPB3_CAPE.tcl
- sources/FPGA-design/script_support/components/CAPE/GPIOS/P8_GPIO_UPPER.tcl 266 additions, 0 deletions...gn/script_support/components/CAPE/GPIOS/P8_GPIO_UPPER.tcl
- sources/FPGA-design/script_support/components/CAPE/GPIOS/P9_GPIO.tcl 299 additions, 188 deletions...A-design/script_support/components/CAPE/GPIOS/P9_GPIO.tcl
- sources/FPGA-design/script_support/components/CAPE/GPIOS/Readme.md 96 additions, 96 deletions...PGA-design/script_support/components/CAPE/GPIOS/Readme.md
- sources/FPGA-design/script_support/components/CAPE/ROBOTICS/ADD_CAPE.tcl 6 additions, 6 deletions...sign/script_support/components/CAPE/ROBOTICS/ADD_CAPE.tcl
- sources/FPGA-design/script_support/components/CAPE/ROBOTICS/CAPE.tcl 11 additions, 8 deletions...A-design/script_support/components/CAPE/ROBOTICS/CAPE.tcl
- sources/FPGA-design/script_support/components/CAPE/ROBOTICS/Readme.md 96 additions, 96 deletions...-design/script_support/components/CAPE/ROBOTICS/Readme.md
- sources/FPGA-design/script_support/components/CAPE/VERILOG_TEMPLATE/ADD_CAPE.tcl 6 additions, 5 deletions...ipt_support/components/CAPE/VERILOG_TEMPLATE/ADD_CAPE.tcl
- sources/FPGA-design/script_support/components/CAPE/VERILOG_TEMPLATE/HDL/CAPE.v 9 additions, 5 deletions...cript_support/components/CAPE/VERILOG_TEMPLATE/HDL/CAPE.v
- sources/FPGA-design/script_support/components/CAPE/VERILOG_TUTORIAL/ADD_CAPE.tcl 6 additions, 5 deletions...ipt_support/components/CAPE/VERILOG_TUTORIAL/ADD_CAPE.tcl
Please register or sign in to comment