Timing: Enable timing verification.

- Add floor placement for CCC/PLL.
- Add FPGA fabric interfaces clock groups.
- Enable timing verification as part gateware build flow.