Forum | Documentation | Website | Blog

Skip to content
Snippets Groups Projects
Commit 5dca3125 authored by Vauban's avatar Vauban
Browse files

M.2 interface: Reduce the PCIe root port from 4 lanes to 2 lanes.

parent 6488f7ed
Hide whitespace changes
Inline Side-by-side
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment

Open hardware computers for makers, educators and professionals