DDR: Adjust memory layout.
- Adjust memory layout to overlay cached and non-cached regions. This allows improved performance for DMA access from FPGA.
Forum | Documentation | Website | Blog
Please reach out on Forum or Discord to get account approved. Manual approval required for all accounts due to hundreds of new account users daily from spambots.
Open hardware computers for makers, educators and professionals