Timing: Enable timing verification.
- Add floor placement for CCC/PLL.
- Add FPGA fabric interfaces clock groups.
- Enable timing verification as part gateware build flow.
Forum | Documentation | Website | Blog
Updated to GitLab 16.11.9. Please report issues on https://forum.beagleboard.org/c/site-feedback/2.
Open hardware computers for makers, educators and professionals