RISC-V subsystem: Add MMUART 2 and 3, SPI 0 and 1.

Enable PolarFire SoC MSS MMUART2 and MMUART3, SPI0 and SPI1. These peripheral controllers are not connected to external pins in the gateware's base configuration. These get connected as part of the cape's build options (later step).