- Aug 12, 2023
-
- Aug 11, 2023
- Aug 06, 2023
-
-
Vauban authored
-
- Jul 23, 2023
- Jul 22, 2023
- Jul 21, 2023
- Jul 20, 2023
-
-
Vauban authored
-
- Jul 16, 2023
- Jul 01, 2023
-
-
Vauban authored
The PROG_EXPORT_PATH script argument should eventually replace FPE_EXPORT_PATH to specify the location of the generated programming files whether for FlashProExpress, programming through Linux or using DirectC.
-
- Jun 11, 2023
-
-
Vauban authored
-
- Jun 09, 2023
-
-
Vauban authored
Use the gateware's top level name to name the FlashPro Express job files to ease identification of gateware variants.
-
Vauban authored
The TOP_LEVEL_NAME build argument allows choosing the name of the gateware's top level name. This can be used to identify different variants of the gateware design.
-
- Jun 04, 2023
- May 30, 2023
-
-
Vauban authored
-
- May 24, 2023
-
-
Vauban authored
-
- May 23, 2023
- May 14, 2023
- May 13, 2023
-
-
Vauban authored
- Clear confusionabout interrupt signal polarity by removing _N from PCIe interrupt signal name. - Tie MSS PCIe interrupt signal to ground when PCIe block not instantiated.
-
- May 01, 2023
-
-
Vauban authored
- Match changes in PCIe and DDR memory layout for non-coherent DMA transfers across the FPGA fabric.
-
- Apr 29, 2023
-
-
Vauban authored
- Add floor placement for CCC/PLL. - Add FPGA fabric interfaces clock groups. - Enable timing verification as part gateware build flow.
-
- Apr 02, 2023
-