drm/amd: Add DCN401 related register definitions
Update register headers. Signed-off-by:Aurabindo Pillai <aurabindo.pillai@amd.com> Acked-by:
Rodrigo Siqueira <rodrigo.siqueira@amd.com> Signed-off-by:
Alex Deucher <alexander.deucher@amd.com>
Showing
- drivers/gpu/drm/amd/include/asic_reg/dcn/dcn_3_0_0_offset.h 108 additions, 0 deletionsdrivers/gpu/drm/amd/include/asic_reg/dcn/dcn_3_0_0_offset.h
- drivers/gpu/drm/amd/include/asic_reg/dcn/dcn_3_0_0_sh_mask.h 56 additions, 0 deletionsdrivers/gpu/drm/amd/include/asic_reg/dcn/dcn_3_0_0_sh_mask.h
- drivers/gpu/drm/amd/include/asic_reg/dcn/dcn_3_0_2_offset.h 90 additions, 0 deletionsdrivers/gpu/drm/amd/include/asic_reg/dcn/dcn_3_0_2_offset.h
- drivers/gpu/drm/amd/include/asic_reg/dcn/dcn_3_0_2_sh_mask.h 44 additions, 0 deletionsdrivers/gpu/drm/amd/include/asic_reg/dcn/dcn_3_0_2_sh_mask.h
- drivers/gpu/drm/amd/include/asic_reg/dcn/dcn_3_0_3_offset.h 16 additions, 0 deletionsdrivers/gpu/drm/amd/include/asic_reg/dcn/dcn_3_0_3_offset.h
- drivers/gpu/drm/amd/include/asic_reg/dcn/dcn_3_0_3_sh_mask.h 16 additions, 0 deletionsdrivers/gpu/drm/amd/include/asic_reg/dcn/dcn_3_0_3_sh_mask.h
- drivers/gpu/drm/amd/include/asic_reg/dcn/dcn_3_2_0_sh_mask.h 28 additions, 0 deletionsdrivers/gpu/drm/amd/include/asic_reg/dcn/dcn_3_2_0_sh_mask.h
- drivers/gpu/drm/amd/include/asic_reg/dcn/dcn_4_1_0_offset.h 16569 additions, 0 deletionsdrivers/gpu/drm/amd/include/asic_reg/dcn/dcn_4_1_0_offset.h
- drivers/gpu/drm/amd/include/asic_reg/dcn/dcn_4_1_0_sh_mask.h 145742 additions, 0 deletionsdrivers/gpu/drm/amd/include/asic_reg/dcn/dcn_4_1_0_sh_mask.h
Please register or sign in to comment