Forum | Documentation | Website | Blog

Skip to content
Snippets Groups Projects
Select Git revision
  • csi-pwdn-with-inverter
  • develop
  • develop-MPFS250_ES
  • develop-documentation
  • main default protected
  • master
  • p8-experiments
  • pull-ups
  • robotics-cape-fix
  • seeed-ddr-adjust
  • seeed-ddr-speed-up
  • seeed-emmc-adjust
  • BVF-0.4.0
  • BVF-0.3.0
  • BVF-0.2.0
  • BVF-0.1.0
  • BVF-0.0.3
  • BVF-250T-ES_0.0.1
18 results
You can move around the graph by using the arrow keys.
Created with Raphaël 2.2.010Mar91025Feb2413121121Jan1928Dec26191094323Nov22212019113231Oct191817151211108432129Sep28272524211912Aug11623Jul22212016111Jun9430May24231413129Apr225Mar5Feb29Jan1531Dec2827Nov20108722Oct87126Sep108654331Aug302912Jun1086429May27818Apr25Mar13876527Feb2120181413121198FixmainmainTurn into snakeFix typoUpdate .gitlab-ci.yml fileFirstBuild scripts: Adjust date time design version generation.Build scripts: Simplify FPGA design version generationAdding a check for OS and updating function nameAdding a check for device tree compilerCape: Robotics: Add encoders, adjust debounce.robotics-cape-fixrobotics-cape-fixCape: Connect CoreGPIO interrupts.Chip config: Adjust eMMC IO configuration.seeed-emmc-adjustseeed-emmc-adjustChip config: Adjust DDR settings.seeed-ddr-adjustseeed-ddr-adjustBuild system: Non-Linux host support.Build system: Gracefully handle git describe failure.SYZYGY: Add 3 lanes loopback for Opal Kelly SZG-TST-TXR4.ci: build native riscv64 gateware package and deploy debian repo over gitlab pages part 2CI: Add repo parameter for updated gateware tester.developdevelopCI: Use git hash as version number for custom gateware CI.Cape: Add Verilog tutorial.Cape: Verilog template: Re-order cape IOs.Cape: Verilog template: Simplify APB interface.Cape: Add Verilog template.Chip config: Speed-up DDR training.seeed-ddr-speed…seeed-ddr-speed-upChip config: Adjust DDR settings.Base design: Correct ADC_MCLK connection TCL syntax.CI: Specify CI tag for Libero version.CI: Correct CI varaible used for gateware repo.SYZYGY: Make PF_TX_PLL Libero version agnostic.CI: Update CI for re-organized gateware repository.Doc: Add Readme for gateware-builder usage.Doc: Add readme for gateware builder.Build scripts: Device tree overlay: fix gateware path.CI: Add build-option for custom FPGA design.Build scripts: Integrated bitstream-builder scripts.Libero: Move MSS configuration out of FPGA design.Libero: Move Libero scripts to sources directory.Libero: Generate DirectC programming file.Libero: Enable use of Libero 2023.2.CI: Add test repo URL argument.

Open hardware computers for makers, educators and professionals