Forum | Documentation | Website | Blog

Skip to content
Snippets Groups Projects
Commit 6b91fb7f authored by Vauban's avatar Vauban
Browse files

SYZYGY port: Add validation design option

Generate PWM signals on HSIO pins to check board connectivity.
parent e1798df8
Showing with 617 additions and 0 deletions
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment